A compact integrated CMOS circuit for temporal differentiation is presented. It consists of a high-gain inverting amplifier, an active non-linear transconductance and a capacitor and requires only 4 transistors in its minimal configuration. The circuit provides two rectified current outputs that are proportional to the temporal derivative of the input voltage signal. Besides the compactness of its design, the presented circuit is not dependent on the DC-value of the input signal, as compared with known integrated differentiator circuits [l]. Measured chip results show that the circuit operates on a large input frequency range for which it provides nearideal temporal differentiation. The circuit is particularly suited for focal-plane implementations of gradient-based visual motion systems.
MOTIVATION
A critical constraint in focal-plane design is the compactness of the pixel. Implementations of gradient-based motion estimation algorithms critically rely on the robust and exact estimation of spatio-temporal intensity gradients [2, 3, 41.
In elaborate 2D motion processing systems, the extraction of the temporal intensity gradient is only a fraction of the total signal processing performed in each pixel [ 5 ] . Compact circuits are favorable in order to reduce pixel sizes.
A linear capacitor C is an ideal differentiator because the capacitive current I , induced by a change in the voltage V, across the capacitor C is given by dvc
I, = c-dt
High-gain amplifier feedback circuits have been proposed where the linear resistance R allows an indirect measure of I , (see e.g. [6, 7, SI).
the potential V, on the capacitive node to follow the input In both circuits, I , represents the ideal temporal derivative of the input signal V, , for ideal amplification and linear R and C.
Implementations of the two circuits in standard CMOS technology suffer from the limited possibilities to create high linear resistances. Using active resistive elements, implementations of the "grounded-capacitor" differentiator have been proposed such as the "hysteretic differentiator" and the "diff2" circuit [l]. Due to the non-linear characteristics of the resistive elements, the voltage output V, , t of such implementations shows additional non-idealities besides the inherent superposition property (I). The Other implementations that do not directly belong to one of the above feedback amplifier schemes have been suggested, but will not be discussed here. For saturated sub-threshold operation, neglecting parasitics (for the moment) and transistor sizes and assuming a single constant K , we can characterize the circuit by
CIRCUIT ARCHITECTURE
where UT is the thermal voltage and VO is some constant offset. We assume that at any moment current flows only through one branch of the expansive transconductance. Considering the case I+ >> I -, we substitute (6) into (4), take
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Figure 2: Circuit Schematics. C1, CZ and CS represent inherent parasitic capacitances.
the logarithm and differentiate with respect to time to get
I+ Solving (7) for V, and substituting into (3) gives 
MEASUREMENTS
The circuit has been fabricated in a 0.8 Wm CMOS process.
The transistors in the amplifier have a size ratio W / L = 0.5 and the capacitor has a value of C = 1.05 pE The total silicon area is 1350pm2, with the poly-poly capacitor occupying 74% of it. Top and bottom of the transconductance element are connected to current mirrors. After being amplified on-chip, the output currents were measured off-chip by high-speed current-sense amplifier circuits. The current values indicated in the following figures are scaled back to represent the original currents I + and I -.
For testing purposes, the circuit has been slightly modified in order to be able to bias the amplifier independently The accuracy of differentiation is shown in Figure 4a where the peak output currents are plotted against the maximal temporal gradient of the sine-wave input signal. Deviation from linearity was 1.9 f 1.4% in the measured frequency range. Here, the amplifier was biased above threshold ( v b 1 = 4 V) to shift the cutoff-frequency beyond the measurement range. Figure 4b shows the measured cut-off frequency (sine-wave, amplitude 2 V) as a function of the amplifier bias voltage vb1. The semi-logarithmic graph illustrates nicely its relation to the bias current which is linear in the sub-threshold regime and turns into a square-root 
CONCLUSION
I presented and analyzed a circuit for temporal differentiation. The circuit is more compact than any previously proposed integrated architecture of 'comparable accuracy and power efficiency which makes it particularly suited for focalplane motion processing arrays. The "clamped-capacitor" arrangement has the advantage of avoiding any DC-dependence of the input signal, thus allowing for accurate differentiation in virtually any input range. Measured chip results confirm the feasibility of the proposed circuit, showing accurate wide-band differentiation for operation in subthreshold with a cut-off frequency beyond the needs of typical visual temporal processing.
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